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Abstract: An approach to simulate the steady-state and small-signal behavior of GNR MOSFETs
(graphene nanoribbon metal-semiconductor-oxide field-effect transistor) is presented. GNR material
parameters and a method to account for the density of states of one-dimensional systems like
GNRs are implemented in a commercial device simulator. This modified tool is used to calculate
the current-voltage characteristics as well the cutoff frequency fT and the maximum frequency
of oscillation fmax of GNR MOSFETs. Exemplarily, we consider 50-nm gate GNR MOSFETs with
N = 7 armchair GNR channels and examine two transistor configurations. The first configuration is
a simplified MOSFET structure with a single GNR channel as usually studied by other groups.
Furthermore, and for the first time in the literature, we study in detail a transistor structure
with multiple parallel GNR channels and interribbon gates. It is shown that the calculated fT
of GNR MOSFETs is significantly lower than that of GFETs (FET with gapless large-area graphene
channel) with comparable gate length due to the mobility degradation in GNRs. On the other hand,
GNR MOSFETs show much higher fmax compared to experimental GFETs due the semiconducting
nature of the GNR channels and the resulting better saturation of the drain current. Finally, it is
shown that the gate control in FETs with multiple parallel GNR channels is improved while the cutoff
frequency is degraded compared to single-channel GNR MOSFETs due to parasitic capacitances of
the interribbon gates.
Keywords: graphene; graphene transistor; GNR MOSFET; simulation
1. Introduction
The 2D (two-dimensional) carbon-based material graphene has attracted significant attention
during the past 10 years [1]. During the early years of graphene research, i.e., in the period 2004–2009,
particularly the high carrier mobilities observed in large-area graphene raised expectations that
graphene could be an excellent channel material for future MOSFET (metal-oxide-semiconductor
field-effect transistor) generations. Unfortunately, large-area graphene as the natural form of
appearance of graphene does not possess a bandgap. Thus, MOSFETs with large-area graphene
channels (designated as GFETs in the following) do not switch off and cannot be used for digital
logic. RF (radio frequency) FETs, on the other hand, do not necessarily need to be switched off.
Therefore a lot of work has been done to develop GFETs for RF applications and indeed experimental
GFETs with cutoff frequencies fT in excess of 300 GHz have been reported [2–4]. Due to the missing
gap, however, GFETs suffer from an unsatisfying saturation of the drain current causing poor power
gain and low maximum frequency of oscillation fmax [5,6]. This seriously limits the potential of
GFETs for high-performance RF applications. Thus, for both logic and high-performance RF FETs,
a semiconducting channel is needed.
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There are different options to open a gap in graphene, i.e., to make this material semiconducting.
First, it has been shown that by using bilayer graphene instead of single-layer material and applying
a perpendicular field, a gap is formed [7,8]. A second option is to create narrow confined graphene
structures, such as GNRs (graphene nanoribbon) [9,10] or graphene nanomeshes [11,12], in which a gap
opens. In the present work, we focus on GNRs and use these as MOSFET channels. The gap opening in
GNRs has been predicted by first-principle calculations [13–15] and confirmed by experiments [9,10].
Meanwhile the International Technology Roadmap for Semiconductors considers GNRs as a viable
channel replacement material for future MOSFET generations [16]. Recently back-gate GNR MOSFETs
with ribbon widths down to 2 nm showing excellent switch-off and on-off ratios in excess of 106 have
been demonstrated [17–19] and top-gate GNR MOSFETs with 10 to 20-nm wide channels and on-off
ratios around 70 [20] have been reported.
On the theoretical side, GNR MOSFETs have been simulated at different levels of complexity
and physics involved. Steady-state quantum simulations based on the NEGF (nonequilibrium
Green’s function) approach assuming ballistic transport have been performed [21–25] and GNR
MOSFET simulations taking edge scattering [26,27] and phonon scattering [25] into account have been
conducted. Moreover, the RF performance of GNR MOSFETs has been investigated by numerical
simulations [21,22,25] and analytical equations have been developed to calculate the steady-state
behavior and the RF properties of GNR MOSFETs [28].
While these simulations have provided valuable insights in the operation and physics of GNR
MOSFETs, so far only simplified transistor structures with a single GNR channel and, in many
cases, idealized conditions such as ballistic carrier transport have been considered. This has
led to overly optimistic performance predictions such as unrealistically high simulated cutoff
frequencies [21,22,25,28]. Moreover, most simulations have been performed using in-house tools
not accessible by the community. An exception worth mentioning is the open-source multiscale
simulation framework for the investigation of nanoscale devices such as GNR MOSFETs presented
in [29]. However, commercial device simulators which are very popular in the semiconductor industry
so far have not been applied to the investigation of GNR MOSFETs.
In the present work, we develop an approach to describe the steady-state and RF behavior of GNR
MOSFETs in the framework of a commercial device simulator. Since so far neither graphene nor GNR
models are implemented in commercial tools, in Section 2 the GNR models we have implemented
in the device simulator ATLAS [30] are described and an approach to appropriately account for the
DOS (density of states) and quantum capacitance of 1D (one-dimensional) systems such as GNRs in
commercial simulation tools is presented. Section 3 summarizes the results of our ATLAS simulations,
first for a simplified single-channel GNR MOSFET structure with 50 nm gate length and next for GNR
MOSFETs with multiple parallel GNR channels and interribbon gates. Such multiple-channel GNR
MOSFETs are studied here for the first time in detail. Finally, Section 4 concludes the paper.
2. Simulation Framework and GNR Models
Appropriate models for the material and carrier transport parameters for GNRs and a formalism
to correctly account for the DOS in 1D structures are still missing in ATLAS. Therefore, the first steps
of our work are (i) the compilation of data for the material and transport parameters needed for the
simulation of GNR MOSFETs; (ii) the elaboration of a suitable approach to describe the DOS and
the quantum capacitance in 1D GNR MOS structures properly; and (iii) the implementation of these
features in ATLAS.
2.1. Models for Bangap and Carrier Effective Mass
It is well established that in narrow GNRs a sizeable bandgap can be opened and that the gap
EG critically depends on the GNR edge configuration, i.e., ac (armchair) or zz (zigzag), and on the
ribbon width w. GNRs of the ac configuration constitute the three different families 3p, 3p + 1, and
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Figure 3. Cross-section (in the x-y plane) of the simulated graphene nanoribbon MOSFET.
3.1. Simulated Transistor Structures
The basic structure of our simulated GNR MOSFETs is shown in Figure 3 in a cross-sectional view.
The current flows in the x direction, the width of the GNR extends into the z direction (not shown), and
the thicknesses of the substrate, the GNR channel, and the gate dielectric extend into the y direction.
The structure consists of a semi-insulating SiC substrate, of which the upper part with a thickness of
1 µm is taken into account in the simulation.
On top of the substrate, an epitaxial GNR channel consisting of a N = 7 ac GNR with a thickness of
0.35 nm is located. The GNR is assumed to possess ideal ohmic source and drain contacts at its left and
right ends and the top-gate dielectric is formed by a 6.4 nm thick HfO2 layer with a relative dielectric
constant 25. This corresponds to an equivalent oxide thickness EOT of 1 nm. The gate has a length L of
50 nm and a work function equal to the electron affinity of the GNR, and the source-gate and gate-drain
separations are 50 nm. Two layout configurations of the GNR MOSFET from Figure 3 are considered
in the following. The first one is the single-channel transistor depicted in Figure 4a showing the
cross-section in the y-z plane and in Figure 4b showing its top view. This configuration has only a top
gate and no interribbon gate and for its investigation 2D device simulations are sufficient. We note
that such single-channel devices have been considered in most previous theoretical investigations of
GNR MOSFETs [21–27].
As has been shown in Figure 1, GNR channels with sufficiently wide bandgap are very narrow and
therefore show only a limited current driving capability. To increase the transistor's drain current and
to achieve the required current drivability, structures with multiple parallel GNR channels have to be
used. The multiple-channel GNR MOSFET shown in Figure 4c,d constitutes the second configuration
investigated in our study. The gate stripe of such a transistor consists of portions acting as the actual
gate directly above the GNRs, i.e., the top gate, and of portions called interribbon gate located (on top of
the HfO2 dielectric) between the parallel GNR channels. The control effect of the top gate is indicated
by the straight black arrows in Figure 4a,c and the effect of the interribbon gates is indicated by the
curved red arrows in Figure 4c.
Electronics2016,5
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While a high fT is certainly desirable for a good RF FET, the more important RF figure of merit is 
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RF FETs with the simulated fmax of our 50-nm gate GNR MOSFETs. Since the gate resistance has a 
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saturation and the resulting large drain conductance causing limited power gain [5]. On the other 
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band edge, kB is the Boltzmann constant, and T is the temperature. Note that the expression for the
quantum capacitance for the 2D case, i.e., Equation (A8), does not contain an integral since for the
expression of the sheet density, i.e., Equation (A5), an analytical solution can be derived.
In the ATLAS simulations, the basic semiconductor equations, i.e., Poisson’s equation, the current
equations for electrons and holes (using Equation (4) with the parameters given below Table 1), and the
continuity equations, are solved self-consistently.
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